0000 H to 1 FFF H
0000 H to 5FFF H
4000 H to 5FFF H
3000 H to FFFF H
.
1020
1920
1000
1500
Instruction cache
Instruction register
Instruction opcode
Both (a) and (b)
Static memory
Dynamic memory
ROM
None of these